|
AMD64 Technology
|
Yes
|
|
Simultaneous 32- & 64-bit computing
|
Yes
|
|
L1 Cache (Instruction + Data)
|
64K of L1 instruction and 64K of L1 data cache per core
X2 - 256KB total L1 per processor
X4 -512KB total L1 per processor
|
|
L2 Cache (total dedicated)
|
L2 Cache: 2MB total L2 per processor
X2- 1MB of L2 data cache per core
X4-512KB of L2 cache per core
|
|
HyperTransport Technology
|
One 16-bit/16-bit link @ up to 4.0GHz full duplex (2.0GHz x2)
|
|
Integrated DDR Memory Controller
|
Yes
|
|
Memory Controller Width
|
128-bit
|
|
Type of Memory Supported
|
X2 - Support for unregistered DIMMs up to PC2-6400 (DDR2-800MHz) -AND- PC3-8500 (DDR3-1066MHz)
X4 - Support for unregistered DIMMs up to PC2-6400 (DDR2-800MHz) -AND- PC3 10600 (DDR3-1333MHz)
|
|
Total Processor-to-System Bandwidth
|
X2 Up to 33.1GB/s bandwidth [Up to 17.1 GB/s total bandwidth (DDR3-1066) + 16.0GB/s (HT3)]
Up to 28.8GB/s bandwidth [Up to 12.8 GB/s total bandwidth (DDR2-800) + 16.0GB/s (HT3)]
X4 Up to 37.3GB/s total bandwidth [Up to 21.3 GB/s memory bandwidth (DDR3-1333) + 16.0GB/s (HT3)]
Up to 28.8GB/s bandwidth [Up to 12.8 GB/s total bandwidth (DDR2-800) + 16.0GB/s (HT3)]
|
|
Process Technology
|
45 nanometer, SOI (silicon-on-insulator) Technology
|
|
Packaging
|
socket AM3 (938-pin) organic micro PGA
|
|
Thermal Design Power
|
65W and 95W
|
|
Die Size
|
117 mm2 and 169 mm2
|
|
Number of Transistors
|
~234million and ~300 million
|
|
Manufacturing Sites
|
GLOBALFOUNDRIES Fab 1 Module 1.
|
| |
|